Extraction of Efficient Instruction Schedulers from Cycle-True Processor Models.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/scopes/WahlenHBLAMN03
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/scopes/WahlenHBLAMN03
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gerd_Ascheid
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gunnar_Braun
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Heinrich_Meyr
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Manuel_Hohenauer
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Oliver_Wahlen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rainer_Leupers
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xiaoning_Nie
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F978-3-540-39920-9%5F12
>
foaf:
homepage
<
https://doi.org/10.1007/978-3-540-39920-9_12
>
dc:
identifier
DBLP conf/scopes/WahlenHBLAMN03
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F978-3-540-39920-9%5F12
(xsd:string)
dcterms:
issued
2003
(xsd:gYear)
rdfs:
label
Extraction of Efficient Instruction Schedulers from Cycle-True Processor Models.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gerd_Ascheid
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gunnar_Braun
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Heinrich_Meyr
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Manuel_Hohenauer
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Oliver_Wahlen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rainer_Leupers
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xiaoning_Nie
>
swrc:
pages
167-181
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/scopes/2003
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/scopes/WahlenHBLAMN03/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/scopes/WahlenHBLAMN03
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/scopes/scopes2003.html#WahlenHBLAMN03
>
rdfs:
seeAlso
<
https://doi.org/10.1007/978-3-540-39920-9_12
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/scopes
>
dc:
title
Extraction of Efficient Instruction Schedulers from Cycle-True Processor Models.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document