High-Throughput VLSI Architecture for GRAND Markov Order.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/sips/AbbasJG21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/sips/AbbasJG21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Marwan_Jalaleddine
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Syed_Mohsin_Abbas
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Warren_J._Gross
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FSiPS52927.2021.00036
>
foaf:
homepage
<
https://doi.org/10.1109/SiPS52927.2021.00036
>
dc:
identifier
DBLP conf/sips/AbbasJG21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FSiPS52927.2021.00036
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
rdfs:
label
High-Throughput VLSI Architecture for GRAND Markov Order.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Marwan_Jalaleddine
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Syed_Mohsin_Abbas
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Warren_J._Gross
>
swrc:
pages
158-163
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/sips/2021
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/sips/AbbasJG21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/sips/AbbasJG21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/sips/sips2021.html#AbbasJG21
>
rdfs:
seeAlso
<
https://doi.org/10.1109/SiPS52927.2021.00036
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/sips
>
dc:
title
High-Throughput VLSI Architecture for GRAND Markov Order.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document