Translation Validation of Code Generation from the SIGNAL Data-Flow Language to Verilog.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/skg/HafizH0KBT19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/skg/HafizH0KBT19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jean-Pierre_Talpin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jianwei_Niu_0002
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kai_Hu_0004
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lo%E2%88%9A%C4%AEc_Besnard
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Muhammad_Amjad_Hafiz
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Noor_Khan
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FSKG49510.2019.00034
>
foaf:
homepage
<
https://doi.org/10.1109/SKG49510.2019.00034
>
dc:
identifier
DBLP conf/skg/HafizH0KBT19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FSKG49510.2019.00034
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
Translation Validation of Code Generation from the SIGNAL Data-Flow Language to Verilog.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jean-Pierre_Talpin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jianwei_Niu_0002
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kai_Hu_0004
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lo%E2%88%9A%C4%AEc_Besnard
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Muhammad_Amjad_Hafiz
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Noor_Khan
>
swrc:
pages
153-160
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/skg/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/skg/HafizH0KBT19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/skg/HafizH0KBT19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/skg/skg2019.html#HafizH0KBT19
>
rdfs:
seeAlso
<
https://doi.org/10.1109/SKG49510.2019.00034
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/skg
>
dc:
title
Translation Validation of Code Generation from the SIGNAL Data-Flow Language to Verilog.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document