Energy/area/delay trade-offs in the physical design of on-chip segmented bus architecture.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/slip/GuoPMC06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/slip/GuoPMC06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Antonis_Papanikolaou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Francky_Catthoor
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jin_Guo_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pol_Marchal
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1117278.1117294
>
foaf:
homepage
<
https://doi.org/10.1145/1117278.1117294
>
dc:
identifier
DBLP conf/slip/GuoPMC06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1117278.1117294
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
rdfs:
label
Energy/area/delay trade-offs in the physical design of on-chip segmented bus architecture.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Antonis_Papanikolaou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Francky_Catthoor
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jin_Guo_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pol_Marchal
>
swrc:
pages
75-81
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/slip/2006
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/slip/GuoPMC06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/slip/GuoPMC06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/slip/slip2006.html#GuoPMC06
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1117278.1117294
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/slip
>
dc:
subject
floorplanning, segmented bus, trade-offs
(xsd:string)
dc:
title
Energy/area/delay trade-offs in the physical design of on-chip segmented bus architecture.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document