Wiring requirement and three-dimensional integration of field-programmable gate arrays.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/slip/RahmanDCR01
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/slip/RahmanDCR01
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anantha_P._Chandrakasan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Arifur_Rahman
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rafael_Reif
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shamik_Das
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F368640.368739
>
foaf:
homepage
<
https://doi.org/10.1145/368640.368739
>
dc:
identifier
DBLP conf/slip/RahmanDCR01
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F368640.368739
(xsd:string)
dcterms:
issued
2001
(xsd:gYear)
rdfs:
label
Wiring requirement and three-dimensional integration of field-programmable gate arrays.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anantha_P._Chandrakasan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Arifur_Rahman
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rafael_Reif
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shamik_Das
>
swrc:
pages
107-113
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/slip/2001
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/slip/RahmanDCR01/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/slip/RahmanDCR01
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/slip/slip2001.html#RahmanDCR01
>
rdfs:
seeAlso
<
https://doi.org/10.1145/368640.368739
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/slip
>
dc:
subject
3-D integrated circuits, FPGA, system-level modeling, wire-length
(xsd:string)
dc:
title
Wiring requirement and three-dimensional integration of field-programmable gate arrays.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document