The routability of multiprocessor network topologies in FPGAs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/slip/SaldanaSC06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/slip/SaldanaSC06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lesley_Shannon
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Manuel_Salda%E2%88%9A%C4%AAa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Paul_Chow
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1117278.1117290
>
foaf:
homepage
<
https://doi.org/10.1145/1117278.1117290
>
dc:
identifier
DBLP conf/slip/SaldanaSC06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1117278.1117290
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
rdfs:
label
The routability of multiprocessor network topologies in FPGAs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lesley_Shannon
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Manuel_Salda%E2%88%9A%C4%AAa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Paul_Chow
>
swrc:
pages
49-56
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/slip/2006
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/slip/SaldanaSC06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/slip/SaldanaSC06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/slip/slip2006.html#SaldanaSC06
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1117278.1117290
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/slip
>
dc:
subject
FPGA, interconnect, multiprocessor, network-on-chip, topology
(xsd:string)
dc:
title
The routability of multiprocessor network topologies in FPGAs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document