Bandwidth-Efficient Sparse Matrix Multiplier Architecture for Deep Neural Networks on FPGA.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/socc/MSS21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/socc/MSS21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mahesh_M
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nalesh_S_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/S._Kala
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FSOCC52499.2021.9739346
>
foaf:
homepage
<
https://doi.org/10.1109/SOCC52499.2021.9739346
>
dc:
identifier
DBLP conf/socc/MSS21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FSOCC52499.2021.9739346
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
rdfs:
label
Bandwidth-Efficient Sparse Matrix Multiplier Architecture for Deep Neural Networks on FPGA.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mahesh_M
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nalesh_S_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/S._Kala
>
swrc:
pages
7-12
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/socc/2021
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/socc/MSS21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/socc/MSS21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/socc/socc2021.html#MSS21
>
rdfs:
seeAlso
<
https://doi.org/10.1109/SOCC52499.2021.9739346
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/socc
>
dc:
title
Bandwidth-Efficient Sparse Matrix Multiplier Architecture for Deep Neural Networks on FPGA.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document