Floorplanning challenges in early chip planning.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/socc/ShinDLALNH11
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/socc/ShinDLALNH11
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alexey_Lvov
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gi-Joon_Nam
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Guojie_Luo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jeonghee_Shin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/John_A._Darringer
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Merav_Aharoni
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Michael_B._Healy
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FSOCC.2011.6085096
>
foaf:
homepage
<
https://doi.org/10.1109/SOCC.2011.6085096
>
dc:
identifier
DBLP conf/socc/ShinDLALNH11
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FSOCC.2011.6085096
(xsd:string)
dcterms:
issued
2011
(xsd:gYear)
rdfs:
label
Floorplanning challenges in early chip planning.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alexey_Lvov
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gi-Joon_Nam
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Guojie_Luo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jeonghee_Shin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/John_A._Darringer
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Merav_Aharoni
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Michael_B._Healy
>
swrc:
pages
388-393
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/socc/2011
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/socc/ShinDLALNH11/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/socc/ShinDLALNH11
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/socc/socc2011.html#ShinDLALNH11
>
rdfs:
seeAlso
<
https://doi.org/10.1109/SOCC.2011.6085096
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/socc
>
dc:
title
Floorplanning challenges in early chip planning.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document