PVT-aware digital controlled voltage regulator design for ultra-low-power (ULP) DVFS systems.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/socc/WuKWCCH14
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/socc/WuKWCCH14
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ching-Te_Chuang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chung-Shiang_Wu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pei-Chen_Wu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wei_Hwang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yi-Ping_Kuo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuan-Hua_Chu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FSOCC.2014.6948914
>
foaf:
homepage
<
https://doi.org/10.1109/SOCC.2014.6948914
>
dc:
identifier
DBLP conf/socc/WuKWCCH14
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FSOCC.2014.6948914
(xsd:string)
dcterms:
issued
2014
(xsd:gYear)
rdfs:
label
PVT-aware digital controlled voltage regulator design for ultra-low-power (ULP) DVFS systems.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ching-Te_Chuang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chung-Shiang_Wu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pei-Chen_Wu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wei_Hwang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yi-Ping_Kuo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuan-Hua_Chu
>
swrc:
pages
136-139
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/socc/2014
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/socc/WuKWCCH14/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/socc/WuKWCCH14
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/socc/socc2014.html#WuKWCCH14
>
rdfs:
seeAlso
<
https://doi.org/10.1109/SOCC.2014.6948914
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/socc
>
dc:
title
PVT-aware digital controlled voltage regulator design for ultra-low-power (ULP) DVFS systems.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document