Utilizing shared data in chip multiprocessors with the nahalal architecture.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/spaa/GuzKKW08
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/spaa/GuzKKW08
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Avinoam_Kolodny
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Idit_Keidar
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Uri_C._Weiser
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zvika_Guz
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1378533.1378535
>
foaf:
homepage
<
https://doi.org/10.1145/1378533.1378535
>
dc:
identifier
DBLP conf/spaa/GuzKKW08
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1378533.1378535
(xsd:string)
dcterms:
issued
2008
(xsd:gYear)
rdfs:
label
Utilizing shared data in chip multiprocessors with the nahalal architecture.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Avinoam_Kolodny
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Idit_Keidar
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Uri_C._Weiser
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zvika_Guz
>
swrc:
pages
1-10
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/spaa/2008
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/spaa/GuzKKW08/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/spaa/GuzKKW08
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/spaa/spaa2008.html#GuzKKW08
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1378533.1378535
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/spaa
>
dc:
subject
cache memories, chip multiprocessors
(xsd:string)
dc:
title
Utilizing shared data in chip multiprocessors with the nahalal architecture.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document