Approximate Testing of Digital VLSI Circuits using Error Significance based Fault Analysis.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vdat/JenaBD20
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vdat/JenaBD20
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jatindra_Kumar_Deka
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Santosh_Biswas
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sisir_Kumar_Jena
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FVDAT50263.2020.9190571
>
foaf:
homepage
<
https://doi.org/10.1109/VDAT50263.2020.9190571
>
dc:
identifier
DBLP conf/vdat/JenaBD20
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FVDAT50263.2020.9190571
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
rdfs:
label
Approximate Testing of Digital VLSI Circuits using Error Significance based Fault Analysis.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jatindra_Kumar_Deka
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Santosh_Biswas
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sisir_Kumar_Jena
>
swrc:
pages
1-6
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vdat/2020
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vdat/JenaBD20/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vdat/JenaBD20
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vdat/vdat2020.html#JenaBD20
>
rdfs:
seeAlso
<
https://doi.org/10.1109/VDAT50263.2020.9190571
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vdat
>
dc:
title
Approximate Testing of Digital VLSI Circuits using Error Significance based Fault Analysis.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document