A unified Verilog-A compact model for lateral Si nanowire (NW) FET incorporating parasitics for circuit simulation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vdat/PrakashMSBSM16
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vdat/PrakashMSBSM16
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/A._K._Saxena
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anand_Bulusu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mohit_Sharma_0003
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Om._Prakash
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/S._K._Manhas
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Satish_Maheshwaram
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISVDAT.2016.8064852
>
foaf:
homepage
<
https://doi.org/10.1109/ISVDAT.2016.8064852
>
dc:
identifier
DBLP conf/vdat/PrakashMSBSM16
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISVDAT.2016.8064852
(xsd:string)
dcterms:
issued
2016
(xsd:gYear)
rdfs:
label
A unified Verilog-A compact model for lateral Si nanowire (NW) FET incorporating parasitics for circuit simulation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/A._K._Saxena
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anand_Bulusu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mohit_Sharma_0003
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Om._Prakash
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/S._K._Manhas
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Satish_Maheshwaram
>
swrc:
pages
1-6
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vdat/2016
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vdat/PrakashMSBSM16/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vdat/PrakashMSBSM16
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vdat/vdat2016.html#PrakashMSBSM16
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISVDAT.2016.8064852
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vdat
>
dc:
title
A unified Verilog-A compact model for lateral Si nanowire (NW) FET incorporating parasitics for circuit simulation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document