A Write-Improved Half-Select-Free Low-Power 11T Subthreshold SRAM with Double Adjacent Error Correction for FPGA-LUT Design.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vdat/SharmaBDCJV18
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vdat/SharmaBDCJV18
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Abhishek_Dalal
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/H._S._Jattana
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pranshu_Bisht
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Santosh_Kumar_Vishvakarma
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shailesh_Singh_Chouhan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vishal_Sharma_0004
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F978-981-13-5950-7%5F46
>
foaf:
homepage
<
https://doi.org/10.1007/978-981-13-5950-7_46
>
dc:
identifier
DBLP conf/vdat/SharmaBDCJV18
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F978-981-13-5950-7%5F46
(xsd:string)
dcterms:
issued
2018
(xsd:gYear)
rdfs:
label
A Write-Improved Half-Select-Free Low-Power 11T Subthreshold SRAM with Double Adjacent Error Correction for FPGA-LUT Design.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Abhishek_Dalal
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/H._S._Jattana
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pranshu_Bisht
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Santosh_Kumar_Vishvakarma
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shailesh_Singh_Chouhan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vishal_Sharma_0004
>
swrc:
pages
551-564
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vdat/2018
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vdat/SharmaBDCJV18/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vdat/SharmaBDCJV18
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vdat/vdat2018.html#SharmaBDCJV18
>
rdfs:
seeAlso
<
https://doi.org/10.1007/978-981-13-5950-7_46
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vdat
>
dc:
title
A Write-Improved Half-Select-Free Low-Power 11T Subthreshold SRAM with Double Adjacent Error Correction for FPGA-LUT Design.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document