An 1-bit by 1-bit High Parallelism In-RRAM Macro with Co-Training Mechanism for DCNN Applications.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsi-dat/LiuLPNSHCHCJ22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsi-dat/LiuLPNSHCHCJ22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cheng-En_Ni
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chi_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chia-Lin_Hu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kang-Yu_Chang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shao-Tzu_Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shyh-Jye_Jou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tian-Sheuan_Chang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tong-Lin_Pan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tuo-Hung_Hou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yun_Sung
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FVLSI-DAT54769.2022.9768058
>
foaf:
homepage
<
https://doi.org/10.1109/VLSI-DAT54769.2022.9768058
>
dc:
identifier
DBLP conf/vlsi-dat/LiuLPNSHCHCJ22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FVLSI-DAT54769.2022.9768058
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
rdfs:
label
An 1-bit by 1-bit High Parallelism In-RRAM Macro with Co-Training Mechanism for DCNN Applications.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cheng-En_Ni
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chi_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chia-Lin_Hu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kang-Yu_Chang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shao-Tzu_Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shyh-Jye_Jou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tian-Sheuan_Chang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tong-Lin_Pan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tuo-Hung_Hou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yun_Sung
>
swrc:
pages
1-4
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsi-dat/2022
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsi-dat/LiuLPNSHCHCJ22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsi-dat/LiuLPNSHCHCJ22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsi-dat/vlsi-dat2022.html#LiuLPNSHCHCJ22
>
rdfs:
seeAlso
<
https://doi.org/10.1109/VLSI-DAT54769.2022.9768058
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsi-dat
>
dc:
title
An 1-bit by 1-bit High Parallelism In-RRAM Macro with Co-Training Mechanism for DCNN Applications.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document