Area-Efficient and Variation-Tolerant In-Memory BNN Computing using 6T SRAM Array.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsic/0004KKKKYK19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsic/0004KKKKYK19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hyungjun_Kim
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jae-Joon_Kim
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jinseok_Kim_0004
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jongeun_Koo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Seunghyun_Yoo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Taesu_Kim
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yulhwa_Kim
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.23919%2FVLSIC.2019.8778160
>
foaf:
homepage
<
https://doi.org/10.23919/VLSIC.2019.8778160
>
dc:
identifier
DBLP conf/vlsic/0004KKKKYK19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.23919%2FVLSIC.2019.8778160
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
Area-Efficient and Variation-Tolerant In-Memory BNN Computing using 6T SRAM Array.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hyungjun_Kim
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jae-Joon_Kim
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jinseok_Kim_0004
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jongeun_Koo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Seunghyun_Yoo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Taesu_Kim
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yulhwa_Kim
>
swrc:
pages
118-
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsic/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsic/0004KKKKYK19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsic/0004KKKKYK19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsic/vlsic2019.html#0004KKKKYK19
>
rdfs:
seeAlso
<
https://doi.org/10.23919/VLSIC.2019.8778160
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsic
>
dc:
title
Area-Efficient and Variation-Tolerant In-Memory BNN Computing using 6T SRAM Array.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document