[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsic/HsuAAKMSKB12>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Amit_Agarwal_0001>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Farhana_Sheikh>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Himanshu_Kaul>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Mark_A._Anders_0001>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Ram_Krishnamurthy_0001>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Sanu_Mathew>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Shekhar_Borkar>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Steven_Hsu>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FVLSIC.2012.6243818>
foaf:homepage <https://doi.org/10.1109/VLSIC.2012.6243818>
dc:identifier DBLP conf/vlsic/HsuAAKMSKB12 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FVLSIC.2012.6243818 (xsd:string)
dcterms:issued 2012 (xsd:gYear)
rdfs:label A 2.8GHz 128-entry √ó 152b 3-read/2-write multi-precision floating-point register file and shuffler in 32nm CMOS. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Amit_Agarwal_0001>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Farhana_Sheikh>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Himanshu_Kaul>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Mark_A._Anders_0001>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Ram_Krishnamurthy_0001>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Sanu_Mathew>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Shekhar_Borkar>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Steven_Hsu>
swrc:pages 118-119 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsic/2012>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsic/HsuAAKMSKB12/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsic/HsuAAKMSKB12>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsic/vlsic2012.html#HsuAAKMSKB12>
rdfs:seeAlso <https://doi.org/10.1109/VLSIC.2012.6243818>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsic>
dc:title A 2.8GHz 128-entry √ó 152b 3-read/2-write multi-precision floating-point register file and shuffler in 32nm CMOS. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document