2nd generation embedded DRAM with 4X lower self refresh power in 22nm Tri-Gate CMOS technology.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsic/MeterelliyozAAH14
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsic/MeterelliyozAAH14
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anand_Ramasundar
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dan_Soltman
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fatih_Hamzaoglu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fuad_H._Al-amoody
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ifar_Wan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jeffrey_L._Miller
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kevin_Zhang_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Luke_Hood
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Manoj_B._Lal
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mesut_Meterelliyoz
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Umut_Arslan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yih_Wang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FVLSIC.2014.6858415
>
foaf:
homepage
<
https://doi.org/10.1109/VLSIC.2014.6858415
>
dc:
identifier
DBLP conf/vlsic/MeterelliyozAAH14
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FVLSIC.2014.6858415
(xsd:string)
dcterms:
issued
2014
(xsd:gYear)
rdfs:
label
2nd generation embedded DRAM with 4X lower self refresh power in 22nm Tri-Gate CMOS technology.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anand_Ramasundar
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dan_Soltman
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fatih_Hamzaoglu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fuad_H._Al-amoody
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ifar_Wan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jeffrey_L._Miller
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kevin_Zhang_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Luke_Hood
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Manoj_B._Lal
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mesut_Meterelliyoz
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Umut_Arslan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yih_Wang
>
swrc:
pages
1-2
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsic/2014
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsic/MeterelliyozAAH14/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsic/MeterelliyozAAH14
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsic/vlsic2014.html#MeterelliyozAAH14
>
rdfs:
seeAlso
<
https://doi.org/10.1109/VLSIC.2014.6858415
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsic
>
dc:
title
2nd generation embedded DRAM with 4X lower self refresh power in 22nm Tri-Gate CMOS technology.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document