Design technologies for a 1.2V 2.4Gb/s/pin high capacity DDR4 SDRAM with TSVs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsic/OhLSBCSLCKJC14
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsic/OhLSBCSLCKJC14
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Byunghyun_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chi-Wook_Kim
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hundai_Choi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Indal_Song
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Joo-Sun_Choi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jung-Hwan_Choi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Reum_Oh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sang-Woong_Shin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Seong-Jin_Jang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wonil_Bae
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yun-Sang_Lee
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FVLSIC.2014.6858367
>
foaf:
homepage
<
https://doi.org/10.1109/VLSIC.2014.6858367
>
dc:
identifier
DBLP conf/vlsic/OhLSBCSLCKJC14
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FVLSIC.2014.6858367
(xsd:string)
dcterms:
issued
2014
(xsd:gYear)
rdfs:
label
Design technologies for a 1.2V 2.4Gb/s/pin high capacity DDR4 SDRAM with TSVs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Byunghyun_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chi-Wook_Kim
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hundai_Choi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Indal_Song
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Joo-Sun_Choi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jung-Hwan_Choi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Reum_Oh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sang-Woong_Shin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Seong-Jin_Jang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wonil_Bae
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yun-Sang_Lee
>
swrc:
pages
1-2
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsic/2014
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsic/OhLSBCSLCKJC14/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsic/OhLSBCSLCKJC14
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsic/vlsic2014.html#OhLSBCSLCKJC14
>
rdfs:
seeAlso
<
https://doi.org/10.1109/VLSIC.2014.6858367
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsic
>
dc:
title
Design technologies for a 1.2V 2.4Gb/s/pin high capacity DDR4 SDRAM with TSVs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document