LATCHSIM - A Lath-Up Simulator in VLSI CAD Environment for CMOS and BiCMOS Circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/BandyopadhyayVBZ94
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/BandyopadhyayVBZ94
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/A._B._Bhattacharyya
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/A._Bandyopadhyay
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/M._J._Zarabi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/P._R._Verma
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICVD.1994.282715
>
foaf:
homepage
<
https://doi.org/10.1109/ICVD.1994.282715
>
dc:
identifier
DBLP conf/vlsid/BandyopadhyayVBZ94
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICVD.1994.282715
(xsd:string)
dcterms:
issued
1994
(xsd:gYear)
rdfs:
label
LATCHSIM - A Lath-Up Simulator in VLSI CAD Environment for CMOS and BiCMOS Circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/A._B._Bhattacharyya
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/A._Bandyopadhyay
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/M._J._Zarabi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/P._R._Verma
>
swrc:
pages
339-342
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/1994
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsid/BandyopadhyayVBZ94/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsid/BandyopadhyayVBZ94
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsid/vlsid1994.html#BandyopadhyayVBZ94
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICVD.1994.282715
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsid
>
dc:
title
LATCHSIM - A Lath-Up Simulator in VLSI CAD Environment for CMOS and BiCMOS Circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document