GeneSys: A Leaf-Cell Layout Synthesis System for GHz VLSI Designs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/BasaranGLLMRS99
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/BasaranGLLMRS99
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Artour_Levin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bulent_Basaran
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kiran_Ganesh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Miles_McCoo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Naresh_Sehgal
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Raymond_Y._K._Lau
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Srinivasan_Rangarajan
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICVD.1999.745196
>
foaf:
homepage
<
https://doi.org/10.1109/ICVD.1999.745196
>
dc:
identifier
DBLP conf/vlsid/BasaranGLLMRS99
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICVD.1999.745196
(xsd:string)
dcterms:
issued
1999
(xsd:gYear)
rdfs:
label
GeneSys: A Leaf-Cell Layout Synthesis System for GHz VLSI Designs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Artour_Levin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bulent_Basaran
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kiran_Ganesh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Miles_McCoo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Naresh_Sehgal
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Raymond_Y._K._Lau
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Srinivasan_Rangarajan
>
swrc:
pages
448-452
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/1999
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsid/BasaranGLLMRS99/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsid/BasaranGLLMRS99
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsid/vlsid1999.html#BasaranGLLMRS99
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICVD.1999.745196
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsid
>
dc:
title
GeneSys: A Leaf-Cell Layout Synthesis System for GHz VLSI Designs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document