Vigil: A RISC-V SoC Architecture for 2-fold Hybrid CNN-kNN based Fall Detector Implementation on FPGA. | D2R Server publishing the DBLP Bibliography Database, hosted at L3S Research Center

Property	Value
dcterms:bibliographicCitation	<http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/BhattacharyyaGSD24>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Prasun_Ghosal>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Sonam>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Sujay_Deb>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Tamonash_Bhattacharyya>
foaf:homepage	<http://dx.doi.org/doi.org%2F10.1109%2FVLSID60093.2024.00068>
foaf:homepage	<https://doi.org/10.1109/VLSID60093.2024.00068>
dc:identifier	DBLP conf/vlsid/BhattacharyyaGSD24 (xsd:string)
dc:identifier	DOI doi.org%2F10.1109%2FVLSID60093.2024.00068 (xsd:string)
dcterms:issued	2024 (xsd:gYear)
rdfs:label	Vigil: A RISC-V SoC Architecture for 2-fold Hybrid CNN-kNN based Fall Detector Implementation on FPGA. (xsd:string)
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Prasun_Ghosal>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Sonam>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Sujay_Deb>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Tamonash_Bhattacharyya>
swrc:pages	372-377 (xsd:string)
dcterms:partOf	<https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2024>
owl:sameAs	<http://bibsonomy.org/uri/bibtexkey/conf/vlsid/BhattacharyyaGSD24/dblp>
owl:sameAs	<http://dblp.rkbexplorer.com/id/conf/vlsid/BhattacharyyaGSD24>
rdfs:seeAlso	<http://dblp.uni-trier.de/db/conf/vlsid/vlsid2024.html#BhattacharyyaGSD24>
rdfs:seeAlso	<https://doi.org/10.1109/VLSID60093.2024.00068>
swrc:series	<https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:title	Vigil: A RISC-V SoC Architecture for 2-fold Hybrid CNN-kNN based Fall Detector Implementation on FPGA. (xsd:string)
dc:type	<http://purl.org/dc/dcmitype/Text>
rdf:type	swrc:InProceedings
rdf:type	foaf:Document