Technology mapping on a multi-output logic module built around Cellular Automata Array for a new FPGA architecture.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/ChattopadhyayRC95
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/ChattopadhyayRC95
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Parimal_Pal_Chaudhuri
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Samir_Roy
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Santanu_Chattopadhyay
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICVD.1995.512078
>
foaf:
homepage
<
https://doi.org/10.1109/ICVD.1995.512078
>
dc:
identifier
DBLP conf/vlsid/ChattopadhyayRC95
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICVD.1995.512078
(xsd:string)
dcterms:
issued
1995
(xsd:gYear)
rdfs:
label
Technology mapping on a multi-output logic module built around Cellular Automata Array for a new FPGA architecture.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Parimal_Pal_Chaudhuri
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Samir_Roy
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Santanu_Chattopadhyay
>
swrc:
pages
57-62
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/1995
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsid/ChattopadhyayRC95/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsid/ChattopadhyayRC95
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsid/vlsid1995.html#ChattopadhyayRC95
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICVD.1995.512078
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsid
>
dc:
subject
multivalued logic circuits; cellular automata; field programmable gate arrays; logic CAD; VLSI; technology mapping; multi-output logic module; cellular automata array; FPGA architecture; design turn-around time; testability; field programmability; rapid circuit realization; logic blocks; AND-XOR based logic; library based technology mapping technique; MCNC benchmarks
(xsd:string)
dc:
title
Technology mapping on a multi-output logic module built around Cellular Automata Array for a new FPGA architecture.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document