[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/CherabuddiCB96>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jijun_Chen>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Magdy_A._Bayoumi>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Raghava_V._Cherabuddi>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FICVD.1996.489483>
foaf:homepage <https://doi.org/10.1109/ICVD.1996.489483>
dc:identifier DBLP conf/vlsid/CherabuddiCB96 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FICVD.1996.489483 (xsd:string)
dcterms:issued 1996 (xsd:gYear)
rdfs:label A Graph-Based Approach to the Synthesis of Multi-Chip Module Architectures. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jijun_Chen>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Magdy_A._Bayoumi>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Raghava_V._Cherabuddi>
swrc:pages 192-197 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/1996>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsid/CherabuddiCB96/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsid/CherabuddiCB96>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsid/vlsid1996.html#CherabuddiCB96>
rdfs:seeAlso <https://doi.org/10.1109/ICVD.1996.489483>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:title A Graph-Based Approach to the Synthesis of Multi-Chip Module Architectures. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document