[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/DasB96>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Bhargab_B._Bhattacharya>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Sandip_Das_0001>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FICVD.1996.489452>
foaf:homepage <https://doi.org/10.1109/ICVD.1996.489452>
dc:identifier DBLP conf/vlsid/DasB96 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FICVD.1996.489452 (xsd:string)
dcterms:issued 1996 (xsd:gYear)
rdfs:label Channel routing in Manhattan-diagonal model. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Bhargab_B._Bhattacharya>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Sandip_Das_0001>
swrc:pages 43-48 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/1996>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsid/DasB96/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsid/DasB96>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsid/vlsid1996.html#DasB96>
rdfs:seeAlso <https://doi.org/10.1109/ICVD.1996.489452>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:subject network routing; VLSI; circuit layout CAD; integrated circuit layout; Manhattan-diagonal model; channel routing; layout grid; output-sensitive algorithm; cyclic vertical constraints; low via count; reduced wire length; VLSI layout (xsd:string)
dc:title Channel routing in Manhattan-diagonal model. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document