[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/DattaG06>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Deepanjan_Datta>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Samiran_Ganguly>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FVLSID.2006.69>
foaf:homepage <https://doi.org/10.1109/VLSID.2006.69>
dc:identifier DBLP conf/vlsid/DattaG06 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FVLSID.2006.69 (xsd:string)
dcterms:issued 2006 (xsd:gYear)
rdfs:label Design of Multi-bit SET Adder and Its Fault Simulation. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Deepanjan_Datta>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Samiran_Ganguly>
swrc:pages 549-552 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2006>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsid/DattaG06/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsid/DattaG06>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsid/vlsid2006.html#DattaG06>
rdfs:seeAlso <https://doi.org/10.1109/VLSID.2006.69>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:title Design of Multi-bit SET Adder and Its Fault Simulation. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document