[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/GoyalWTATJLKUBD23>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Alvin_Leng_Sun_Loke>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Atul_Kumar>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Bhawna>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Deependra_Kumar_Jain>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Divya_Tripathi>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Gaurav_Agrawal>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Krishna_Thakur>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Manish_Kumar_Upadhyay>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Sanjay_Kumar_Wadhwa>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Sanjoy_Kumar_Dey>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Saurabh_Goyal>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FVLSID57277.2023.00033>
foaf:homepage <https://doi.org/10.1109/VLSID57277.2023.00033>
dc:identifier DBLP conf/vlsid/GoyalWTATJLKUBD23 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FVLSID57277.2023.00033 (xsd:string)
dcterms:issued 2023 (xsd:gYear)
rdfs:label Design Challenges and Techniques for 5nm FinFET CMOS Analog/Mixed-Signal Circuits. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Alvin_Leng_Sun_Loke>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Atul_Kumar>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Bhawna>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Deependra_Kumar_Jain>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Divya_Tripathi>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Gaurav_Agrawal>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Krishna_Thakur>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Manish_Kumar_Upadhyay>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Sanjay_Kumar_Wadhwa>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Sanjoy_Kumar_Dey>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Saurabh_Goyal>
swrc:pages 98-103 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2023>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsid/GoyalWTATJLKUBD23/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsid/GoyalWTATJLKUBD23>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsid/vlsid2023.html#GoyalWTATJLKUBD23>
rdfs:seeAlso <https://doi.org/10.1109/VLSID57277.2023.00033>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:title Design Challenges and Techniques for 5nm FinFET CMOS Analog/Mixed-Signal Circuits. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document