[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/GuptaA00>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Aarti_Gupta>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Pranav_Ashar>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FICVD.2000.812647>
foaf:homepage <https://doi.org/10.1109/ICVD.2000.812647>
dc:identifier DBLP conf/vlsid/GuptaA00 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FICVD.2000.812647 (xsd:string)
dcterms:issued 2000 (xsd:gYear)
rdfs:label Fast Error Diagnosis for Combinational Verification. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Aarti_Gupta>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Pranav_Ashar>
swrc:pages 442-448 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2000>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsid/GuptaA00/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsid/GuptaA00>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsid/vlsid2000.html#GuptaA00>
rdfs:seeAlso <https://doi.org/10.1109/ICVD.2000.812647>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:subject Combinational Circuits, Formal Verification, Error Diagnosis, Logic Simulation, Satisfiability Checking, Binary Decision Diagrams (xsd:string)
dc:title Fast Error Diagnosis for Combinational Verification. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document