Fpga Hardware Synthesis From Matlab.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/HaldarNCBS01
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/HaldarNCBS01
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alok_N._Choudhary
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anshuman_Nayak
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Malay_Haldar
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Prithviraj_Banerjee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/U._Nagaraj_Shenoy
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICVD.2001.902676
>
foaf:
homepage
<
https://doi.org/10.1109/ICVD.2001.902676
>
dc:
identifier
DBLP conf/vlsid/HaldarNCBS01
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICVD.2001.902676
(xsd:string)
dcterms:
issued
2001
(xsd:gYear)
rdfs:
label
Fpga Hardware Synthesis From Matlab.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alok_N._Choudhary
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anshuman_Nayak
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Malay_Haldar
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Prithviraj_Banerjee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/U._Nagaraj_Shenoy
>
swrc:
pages
299-304
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2001
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsid/HaldarNCBS01/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsid/HaldarNCBS01
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsid/vlsid2001.html#HaldarNCBS01
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICVD.2001.902676
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsid
>
dc:
title
Fpga Hardware Synthesis From Matlab.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document