A Novel Circuit to Optimize Access Time and Decoding Schemes in Memories.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/JainSK10
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/JainSK10
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Krishna_Srivastva
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sanjeev_K._Jain
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sanjiv_Kainth
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FVLSI.Design.2010.17
>
foaf:
homepage
<
https://doi.org/10.1109/VLSI.Design.2010.17
>
dc:
identifier
DBLP conf/vlsid/JainSK10
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FVLSI.Design.2010.17
(xsd:string)
dcterms:
issued
2010
(xsd:gYear)
rdfs:
label
A Novel Circuit to Optimize Access Time and Decoding Schemes in Memories.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Krishna_Srivastva
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sanjeev_K._Jain
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sanjiv_Kainth
>
swrc:
pages
117-121
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2010
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsid/JainSK10/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsid/JainSK10
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsid/vlsid2010.html#JainSK10
>
rdfs:
seeAlso
<
https://doi.org/10.1109/VLSI.Design.2010.17
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsid
>
dc:
subject
Memory SRAM Register FIle ROM analog circuit
(xsd:string)
dc:
title
A Novel Circuit to Optimize Access Time and Decoding Schemes in Memories.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document