[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/JiangTIS02>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Amit_Sinha>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Erik_de_la_Iglesia>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Vivek_Tiwari>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Wenjie_Jiang>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FASPDAC.2002.994882>
foaf:homepage <https://doi.org/10.1109/ASPDAC.2002.994882>
dc:identifier DBLP conf/vlsid/JiangTIS02 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FASPDAC.2002.994882 (xsd:string)
dcterms:issued 2002 (xsd:gYear)
rdfs:label Topological Analysis for Leakage Prediction of Digital Circuits. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Amit_Sinha>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Erik_de_la_Iglesia>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Vivek_Tiwari>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Wenjie_Jiang>
swrc:pages 39-44 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2002>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsid/JiangTIS02/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsid/JiangTIS02>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsid/vlsid2002.html#JiangTIS02>
rdfs:seeAlso <https://doi.org/10.1109/ASPDAC.2002.994882>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:title Topological Analysis for Leakage Prediction of Digital Circuits. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document