A new methodology for the design of low-cost fail safe circuits and networks.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/KishorePPSV95
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/KishorePPSV95
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/B._Ravi_Kishore
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/G._Venkatesh_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rubin_A._Parekhji
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sandeep_Pagey
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sunil_D._Sherlekar
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICVD.1995.512138
>
foaf:
homepage
<
https://doi.org/10.1109/ICVD.1995.512138
>
dc:
identifier
DBLP conf/vlsid/KishorePPSV95
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICVD.1995.512138
(xsd:string)
dcterms:
issued
1995
(xsd:gYear)
rdfs:
label
A new methodology for the design of low-cost fail safe circuits and networks.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/B._Ravi_Kishore
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/G._Venkatesh_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rubin_A._Parekhji
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sandeep_Pagey
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sunil_D._Sherlekar
>
swrc:
pages
355-358
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/1995
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsid/KishorePPSV95/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsid/KishorePPSV95
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsid/vlsid1995.html#KishorePPSV95
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICVD.1995.512138
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsid
>
dc:
subject
encoding; graph theory; combinational circuits; logic partitioning; low-cost fail safe circuits; safety critical electronic systems; input-output encoding problems; output encoding technique; graph embedding; low-cost design; design methodology; systematic framework; combinational circuits; graceful degradation
(xsd:string)
dc:
title
A new methodology for the design of low-cost fail safe circuits and networks.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document