[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/KrishnakumarSRPG95>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/M._P._Pareek>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/P._Suresh>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/R._Gupta>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/S._Krishnakumar>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/S._Sadashiva_Rao>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FICVD.1995.512095>
foaf:homepage <https://doi.org/10.1109/ICVD.1995.512095>
dc:identifier DBLP conf/vlsid/KrishnakumarSRPG95 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FICVD.1995.512095 (xsd:string)
dcterms:issued 1995 (xsd:gYear)
rdfs:label A single chip, pipelined, cascadable, multichannel, signal processor. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/M._P._Pareek>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/P._Suresh>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/R._Gupta>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/S._Krishnakumar>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/S._Sadashiva_Rao>
swrc:pages 150-155 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/1995>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsid/KrishnakumarSRPG95/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsid/KrishnakumarSRPG95>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsid/vlsid1995.html#KrishnakumarSRPG95>
rdfs:seeAlso <https://doi.org/10.1109/ICVD.1995.512095>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:subject digital signal processing chips; pipeline processing; delay lines; timing; VLSI; CMOS digital integrated circuits; single chip signal processor; pipelined processor; cascadable processor; multichannel signal processor; DSP architecture; array multipliers; programmable delay line; memory mapped peripheral; online diagnostics; shadow accumulators; double metal CMOS process; 144 pin CPGA; 2 micron (xsd:string)
dc:title A single chip, pipelined, cascadable, multichannel, signal processor. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document