Design and Implementation of a Parallel Verilog Simulator: PVSim.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/LiGL04
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/LiGL04
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sikun_Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tun_Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yang_Guo_0003
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICVD.2004.1260944
>
foaf:
homepage
<
https://doi.org/10.1109/ICVD.2004.1260944
>
dc:
identifier
DBLP conf/vlsid/LiGL04
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICVD.2004.1260944
(xsd:string)
dcterms:
issued
2004
(xsd:gYear)
rdfs:
label
Design and Implementation of a Parallel Verilog Simulator: PVSim.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sikun_Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tun_Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yang_Guo_0003
>
swrc:
pages
329-334
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2004
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsid/LiGL04/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsid/LiGL04
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsid/vlsid2004.html#LiGL04
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICVD.2004.1260944
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsid
>
dc:
title
Design and Implementation of a Parallel Verilog Simulator: PVSim.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document