[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/LimST95>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Andrew_Lim_0001>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Sartaj_K._Sahni>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Venkat_Thanvantri>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FICVD.1995.512069>
foaf:homepage <https://doi.org/10.1109/ICVD.1995.512069>
dc:identifier DBLP conf/vlsid/LimST95 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FICVD.1995.512069 (xsd:string)
dcterms:issued 1995 (xsd:gYear)
rdfs:label A fast algorithm to test planar topological routability. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Andrew_Lim_0001>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Sartaj_K._Sahni>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Venkat_Thanvantri>
swrc:pages 8-12 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/1995>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsid/LimST95/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsid/LimST95>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsid/vlsid1995.html#LimST95>
rdfs:seeAlso <https://doi.org/10.1109/ICVD.1995.512069>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:subject network routing; network topology; integrated circuit layout; circuit layout CAD; VLSI; fast algorithm; planar topological routability testing; linear time algorithm; pin nets; single layer routing; VLSI layout; IC layout design (xsd:string)
dc:title A fast algorithm to test planar topological routability. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document