AATMA: an algorithm for technology mapping for antifuse-based FPGAs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/MehendaleP95
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/MehendaleP95
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/M._K._Ram_Prasad
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mahesh_Mehendale
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICVD.1995.512080
>
foaf:
homepage
<
https://doi.org/10.1109/ICVD.1995.512080
>
dc:
identifier
DBLP conf/vlsid/MehendaleP95
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICVD.1995.512080
(xsd:string)
dcterms:
issued
1995
(xsd:gYear)
rdfs:
label
AATMA: an algorithm for technology mapping for antifuse-based FPGAs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/M._K._Ram_Prasad
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mahesh_Mehendale
>
swrc:
pages
69-74
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/1995
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsid/MehendaleP95/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsid/MehendaleP95
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsid/vlsid1995.html#MehendaleP95
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICVD.1995.512080
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsid
>
dc:
subject
field programmable gate arrays; logic CAD; directed graphs; combinational circuits; AATMA; technology mapping; antifuse-based FPGAs; logic module structure; complex functions; signature-matching based approach; mapping quality; execution times; logic module architectures
(xsd:string)
dc:
title
AATMA: an algorithm for technology mapping for antifuse-based FPGAs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document