Inductive Noise Reduction at the Architectural Level.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/PantPWT00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/PantPWT00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/D._Scott_Wills
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mondira_Deb_Pant
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pankaj_Pant
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vivek_Tiwari
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICVD.2000.812603
>
foaf:
homepage
<
https://doi.org/10.1109/ICVD.2000.812603
>
dc:
identifier
DBLP conf/vlsid/PantPWT00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICVD.2000.812603
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
rdfs:
label
Inductive Noise Reduction at the Architectural Level.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/D._Scott_Wills
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mondira_Deb_Pant
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pankaj_Pant
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vivek_Tiwari
>
swrc:
pages
162-167
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2000
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsid/PantPWT00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsid/PantPWT00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsid/vlsid2000.html#PantPWT00
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICVD.2000.812603
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsid
>
dc:
subject
Ground Bounce, Clock-gating, superscalar, SIMD
(xsd:string)
dc:
title
Inductive Noise Reduction at the Architectural Level.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document