[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/RajanS00>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Basant_Rajan>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/R._K._Shyamasundar>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FICVD.2000.812588>
foaf:homepage <https://doi.org/10.1109/ICVD.2000.812588>
dc:identifier DBLP conf/vlsid/RajanS00 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FICVD.2000.812588 (xsd:string)
dcterms:issued 2000 (xsd:gYear)
rdfs:label Modeling VHDL in Multiclock ESTEREL. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Basant_Rajan>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/R._K._Shyamasundar>
swrc:pages 76-83 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2000>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsid/RajanS00/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsid/RajanS00>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsid/vlsid2000.html#RajanS00>
rdfs:seeAlso <https://doi.org/10.1109/ICVD.2000.812588>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:title Modeling VHDL in Multiclock ESTEREL. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document