A Completely Integrated Low Jitter CMOS PLL for Analog Front Ends in Systems on Chip Environment. | D2R Server publishing the DBLP Bibliography Database, hosted at L3S Research Center

Property	Value
dcterms:bibliographicCitation	<http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/Sahu02>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Debapriya_Sahu>
foaf:homepage	<http://dx.doi.org/doi.org%2F10.1109%2FASPDAC.2002.994948>
foaf:homepage	<https://doi.org/10.1109/ASPDAC.2002.994948>
dc:identifier	DBLP conf/vlsid/Sahu02 (xsd:string)
dc:identifier	DOI doi.org%2F10.1109%2FASPDAC.2002.994948 (xsd:string)
dcterms:issued	2002 (xsd:gYear)
rdfs:label	A Completely Integrated Low Jitter CMOS PLL for Analog Front Ends in Systems on Chip Environment. (xsd:string)
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Debapriya_Sahu>
swrc:pages	360-365 (xsd:string)
dcterms:partOf	<https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2002>
owl:sameAs	<http://bibsonomy.org/uri/bibtexkey/conf/vlsid/Sahu02/dblp>
owl:sameAs	<http://dblp.rkbexplorer.com/id/conf/vlsid/Sahu02>
rdfs:seeAlso	<http://dblp.uni-trier.de/db/conf/vlsid/vlsid2002.html#Sahu02>
rdfs:seeAlso	<https://doi.org/10.1109/ASPDAC.2002.994948>
swrc:series	<https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:title	A Completely Integrated Low Jitter CMOS PLL for Analog Front Ends in Systems on Chip Environment. (xsd:string)
dc:type	<http://purl.org/dc/dcmitype/Text>
rdf:type	swrc:InProceedings
rdf:type	foaf:Document