[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/ShimTCY08>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Kesava_R._Talupuru>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Kyuho_Shim>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Maciej_J._Ciesielski>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Seiyang_Yang>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FVLSI.2008.62>
foaf:homepage <https://doi.org/10.1109/VLSI.2008.62>
dc:identifier DBLP conf/vlsid/ShimTCY08 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FVLSI.2008.62 (xsd:string)
dcterms:issued 2008 (xsd:gYear)
rdfs:label Simulation Acceleration with HW Re-Compilation Avoidance. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Kesava_R._Talupuru>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Kyuho_Shim>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Maciej_J._Ciesielski>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Seiyang_Yang>
swrc:pages 487-491 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2008>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsid/ShimTCY08/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsid/ShimTCY08>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsid/vlsid2008.html#ShimTCY08>
rdfs:seeAlso <https://doi.org/10.1109/VLSI.2008.62>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:title Simulation Acceleration with HW Re-Compilation Avoidance. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document