[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/SridharanC06>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jayashree_Sridharan>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Tom_Chen_0001>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FVLSID.2006.92>
foaf:homepage <https://doi.org/10.1109/VLSID.2006.92>
dc:identifier DBLP conf/vlsid/SridharanC06 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FVLSID.2006.92 (xsd:string)
dcterms:issued 2006 (xsd:gYear)
rdfs:label Gate Delay Modeling with Multiple Input Switching for Static (Statistical) Timing Analysis. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jayashree_Sridharan>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Tom_Chen_0001>
swrc:pages 323-328 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2006>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsid/SridharanC06/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsid/SridharanC06>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsid/vlsid2006.html#SridharanC06>
rdfs:seeAlso <https://doi.org/10.1109/VLSID.2006.92>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:title Gate Delay Modeling with Multiple Input Switching for Static (Statistical) Timing Analysis. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document