[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/SubrayaKK95>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Anshul_Kumar>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/B._M._Subraya>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Shashi_Kumar>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FICVD.1995.512118>
foaf:homepage <https://doi.org/10.1109/ICVD.1995.512118>
dc:identifier DBLP conf/vlsid/SubrayaKK95 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FICVD.1995.512118 (xsd:string)
dcterms:issued 1995 (xsd:gYear)
rdfs:label An HOL based framework for design of correct high level synthesizers. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Anshul_Kumar>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/B._M._Subraya>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Shashi_Kumar>
swrc:pages 249-254 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/1995>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsid/SubrayaKK95/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsid/SubrayaKK95>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsid/vlsid1995.html#SubrayaKK95>
rdfs:seeAlso <https://doi.org/10.1109/ICVD.1995.512118>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:subject high level synthesis; formal verification; formal logic; HOL based framework; high level synthesizer design; design correctness guarantee; formal framework; verification process; modularity; verifiable templates; higher order logic; synthesis module correctness (xsd:string)
dc:title An HOL based framework for design of correct high level synthesizers. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document