A 100MHz to 1GHz, 0.35V to 1.5V Supply 256 x 64 SRAM Block Using Symmetrized 9T SRAM Cell with Controlled Read.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/VerkilaBA08
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/VerkilaBA08
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bharadwaj_S._Amrutur
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Satish_Anand_Verkila
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Siva_Kumar_Bondada
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FVLSI.2008.89
>
foaf:
homepage
<
https://doi.org/10.1109/VLSI.2008.89
>
dc:
identifier
DBLP conf/vlsid/VerkilaBA08
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FVLSI.2008.89
(xsd:string)
dcterms:
issued
2008
(xsd:gYear)
rdfs:
label
A 100MHz to 1GHz, 0.35V to 1.5V Supply 256 x 64 SRAM Block Using Symmetrized 9T SRAM Cell with Controlled Read.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bharadwaj_S._Amrutur
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Satish_Anand_Verkila
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Siva_Kumar_Bondada
>
swrc:
pages
560-565
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2008
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsid/VerkilaBA08/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsid/VerkilaBA08
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsid/vlsid2008.html#VerkilaBA08
>
rdfs:
seeAlso
<
https://doi.org/10.1109/VLSI.2008.89
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsid
>
dc:
title
A 100MHz to 1GHz, 0.35V to 1.5V Supply 256 x 64 SRAM Block Using Symmetrized 9T SRAM Cell with Controlled Read.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document