[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/WangCH05>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Xianlong_Hong>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Yibo_Wang>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Yici_Cai>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FICVD.2005.10>
foaf:homepage <https://doi.org/10.1109/ICVD.2005.10>
dc:identifier DBLP conf/vlsid/WangCH05 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FICVD.2005.10 (xsd:string)
dcterms:issued 2005 (xsd:gYear)
rdfs:label A Fast Buffered Routing Tree Construction Algorithm under Accurate Delay Model. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Xianlong_Hong>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Yibo_Wang>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Yici_Cai>
swrc:pages 91-96 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2005>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsid/WangCH05/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsid/WangCH05>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsid/vlsid2005.html#WangCH05>
rdfs:seeAlso <https://doi.org/10.1109/ICVD.2005.10>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:subject accurate delay model; buffer insertion; interconnect optimization; obstacle-aware routing (xsd:string)
dc:title A Fast Buffered Routing Tree Construction Algorithm under Accurate Delay Model. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document