[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vlsid/WangMG09>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Ann_Gordon-Ross>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Prabhat_Mishra_0001>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Weixun_Wang>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FVLSI.Design.2009.66>
foaf:homepage <https://doi.org/10.1109/VLSI.Design.2009.66>
dc:identifier DBLP conf/vlsid/WangMG09 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FVLSI.Design.2009.66 (xsd:string)
dcterms:issued 2009 (xsd:gYear)
rdfs:label SACR: Scheduling-Aware Cache Reconfiguration for Real-Time Embedded Systems. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Ann_Gordon-Ross>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Prabhat_Mishra_0001>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Weixun_Wang>
swrc:pages 547-552 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vlsid/2009>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vlsid/WangMG09/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vlsid/WangMG09>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vlsid/vlsid2009.html#WangMG09>
rdfs:seeAlso <https://doi.org/10.1109/VLSI.Design.2009.66>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vlsid>
dc:title SACR: Scheduling-Aware Cache Reconfiguration for Real-Time Embedded Systems. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document