Phase Change Memory-based Hardware Accelerators for Deep Neural Networks (invited).
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsit/BurrNAOTHMNYDBC23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsit/BurrNAOTHMNYDBC23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Akiyo_Nomura
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alexander_M._Friz
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/An_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Andrea_Fasoli
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Atsuya_Okazaki
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Charles_Mackin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Geoffrey_W._Burr
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hsinyu_Tsai
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ishtiaq_Ahsan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/J._Demarest
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jose_Luquin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kevin_Brew
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kohji_Hosokawa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Masatoshi_Ishii
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nicole_Saulnier
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pritish_Narayanan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/S._Teehan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Samuel_Choi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Stefano_Ambrogio
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/T._Gordon
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/T._M._Levin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Takeo_Yasuda
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Victor_Chan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vijay_Narayanan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yasuteru_Kohda
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.23919%2FVLSITechnologyandCir57934.2023.10185411
>
foaf:
homepage
<
https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185411
>
dc:
identifier
DBLP conf/vlsit/BurrNAOTHMNYDBC23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.23919%2FVLSITechnologyandCir57934.2023.10185411
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
rdfs:
label
Phase Change Memory-based Hardware Accelerators for Deep Neural Networks (invited).
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Akiyo_Nomura
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alexander_M._Friz
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/An_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Andrea_Fasoli
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Atsuya_Okazaki
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Charles_Mackin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Geoffrey_W._Burr
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hsinyu_Tsai
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ishtiaq_Ahsan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/J._Demarest
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jose_Luquin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kevin_Brew
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kohji_Hosokawa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Masatoshi_Ishii
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nicole_Saulnier
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pritish_Narayanan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/S._Teehan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Samuel_Choi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Stefano_Ambrogio
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/T._Gordon
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/T._M._Levin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Takeo_Yasuda
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Victor_Chan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vijay_Narayanan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yasuteru_Kohda
>
swrc:
pages
1-2
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsit/2023
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsit/BurrNAOTHMNYDBC23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsit/BurrNAOTHMNYDBC23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsit/vlsit2023.html#BurrNAOTHMNYDBC23
>
rdfs:
seeAlso
<
https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185411
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsit
>
dc:
title
Phase Change Memory-based Hardware Accelerators for Deep Neural Networks (invited).
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document