Co-Optimization of SRAM Circuits with Sequential Access Patterns in a 7nm SoC Achieving 58% Memory Energy Reduction for AR Applications.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsit/MorrisLWSABRB22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsit/MorrisLWSABRB22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alexandre_Barachant
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_H._Morris
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Edith_Beign%E2%88%9A%C2%A9
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Elnaz_Ansari
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Huichu_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Huseyin_Ekin_Sumbul
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jonathan_Reid
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tony_F._Wu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FVLSITechnologyandCir46769.2022.9830251
>
foaf:
homepage
<
https://doi.org/10.1109/VLSITechnologyandCir46769.2022.9830251
>
dc:
identifier
DBLP conf/vlsit/MorrisLWSABRB22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FVLSITechnologyandCir46769.2022.9830251
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
rdfs:
label
Co-Optimization of SRAM Circuits with Sequential Access Patterns in a 7nm SoC Achieving 58% Memory Energy Reduction for AR Applications.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alexandre_Barachant
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_H._Morris
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Edith_Beign%E2%88%9A%C2%A9
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Elnaz_Ansari
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Huichu_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Huseyin_Ekin_Sumbul
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jonathan_Reid
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tony_F._Wu
>
swrc:
pages
216-217
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsit/2022
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsit/MorrisLWSABRB22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsit/MorrisLWSABRB22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsit/vlsit2022.html#MorrisLWSABRB22
>
rdfs:
seeAlso
<
https://doi.org/10.1109/VLSITechnologyandCir46769.2022.9830251
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsit
>
dc:
title
Co-Optimization of SRAM Circuits with Sequential Access Patterns in a 7nm SoC Achieving 58% Memory Energy Reduction for AR Applications.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document