An 18.8-to-23.3 GHz ADPLL Based on Charge-Steering-Sampling Technique Achieving 75.9 fs RMS Jitter and -252 dB FoM.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vlsit/TaoZSLH23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vlsit/TaoZSLH23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fujiang_Lin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Robert_Bogdan_Staszewski
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Weichen_Tao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Weichen_Zhao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yizhe_Hu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.23919%2FVLSITechnologyandCir57934.2023.10185415
>
foaf:
homepage
<
https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185415
>
dc:
identifier
DBLP conf/vlsit/TaoZSLH23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.23919%2FVLSITechnologyandCir57934.2023.10185415
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
rdfs:
label
An 18.8-to-23.3 GHz ADPLL Based on Charge-Steering-Sampling Technique Achieving 75.9 fs RMS Jitter and -252 dB FoM.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fujiang_Lin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Robert_Bogdan_Staszewski
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Weichen_Tao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Weichen_Zhao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yizhe_Hu
>
swrc:
pages
1-2
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vlsit/2023
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vlsit/TaoZSLH23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vlsit/TaoZSLH23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vlsit/vlsit2023.html#TaoZSLH23
>
rdfs:
seeAlso
<
https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185415
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vlsit
>
dc:
title
An 18.8-to-23.3 GHz ADPLL Based on Charge-Steering-Sampling Technique Achieving 75.9 fs RMS Jitter and -252 dB FoM.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document