Testability of floating gate defects in sequential circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vts/ChampacF95
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vts/ChampacF95
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Joan_Figueras
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/V%E2%88%9A%E2%89%A0ctor_H._Champac
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FVTEST.1995.512638
>
foaf:
homepage
<
https://doi.org/10.1109/VTEST.1995.512638
>
dc:
identifier
DBLP conf/vts/ChampacF95
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FVTEST.1995.512638
(xsd:string)
dcterms:
issued
1995
(xsd:gYear)
rdfs:
label
Testability of floating gate defects in sequential circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Joan_Figueras
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/V%E2%88%9A%E2%89%A0ctor_H._Champac
>
swrc:
pages
202-207
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vts/1995
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vts/ChampacF95/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vts/ChampacF95
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vts/vts1995.html#ChampacF95
>
rdfs:
seeAlso
<
https://doi.org/10.1109/VTEST.1995.512638
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vts
>
dc:
subject
fault diagnosis; logic testing; sequential circuits; CMOS logic circuits; flip-flops; integrated circuit modelling; integrated circuit testing; floating gate defect testability; sequential circuits; logic detectability conditions; I/sub DDQ/ testing; defective transistors; logically untestable branches; simulated results; scan path cell; CMOS latch cell; scan path flip-flops
(xsd:string)
dc:
title
Testability of floating gate defects in sequential circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document