[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/vts/ManichNF96>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Joan_Figueras>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Michael_Nicolaidis>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Salvador_Manich>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FVTEST.1996.510846>
foaf:homepage <https://doi.org/10.1109/VTEST.1996.510846>
dc:identifier DBLP conf/vts/ManichNF96 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FVTEST.1996.510846 (xsd:string)
dcterms:issued 1996 (xsd:gYear)
rdfs:label Enhancing realistic fault secureness in parity prediction array arithmetic operators by IDDQ monitoring. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Joan_Figueras>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Michael_Nicolaidis>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Salvador_Manich>
swrc:pages 124-129 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/vts/1996>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/vts/ManichNF96/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/vts/ManichNF96>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/vts/vts1996.html#ManichNF96>
rdfs:seeAlso <https://doi.org/10.1109/VTEST.1996.510846>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/vts>
dc:subject multiplying circuits; fault diagnosis; logic testing; mathematical operators; logic arrays; fault secureness; parity prediction array arithmetic operators; IDDQ current monitoring; arithmetic circuits; stuck-at faults; stuck-open faults; fault detection; bridging faults; SPICE simulation; multiplier circuit; topological design (xsd:string)
dc:title Enhancing realistic fault secureness in parity prediction array arithmetic operators by IDDQ monitoring. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document