Multiple Design Error Diagnosis and Correction in Digital VLSI Circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/vts/VenerisHVF99
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/vts/VenerisHVF99
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Andreas_G._Veneris
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ibrahim_N._Hajj
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Srikanth_Venkataraman
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/W._Kent_Fuchs
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FVTEST.1999.766647
>
foaf:
homepage
<
https://doi.org/10.1109/VTEST.1999.766647
>
dc:
identifier
DBLP conf/vts/VenerisHVF99
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FVTEST.1999.766647
(xsd:string)
dcterms:
issued
1999
(xsd:gYear)
rdfs:
label
Multiple Design Error Diagnosis and Correction in Digital VLSI Circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Andreas_G._Veneris
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ibrahim_N._Hajj
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Srikanth_Venkataraman
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/W._Kent_Fuchs
>
swrc:
pages
58-63
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/vts/1999
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/vts/VenerisHVF99/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/vts/VenerisHVF99
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/vts/vts1999.html#VenerisHVF99
>
rdfs:
seeAlso
<
https://doi.org/10.1109/VTEST.1999.766647
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/vts
>
dc:
title
Multiple Design Error Diagnosis and Correction in Digital VLSI Circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document